

# ZQ5 SYSTEM BLOCK DIAGRAM

**BOM MARK**  
IV@: INT VGA  
EV@: STUFF FOR EXT VGA  
SP@: STUFF FOR UMA or VGA

**REV:B**

<b>DDR3 PWR</b> TPS51116 P40	<b>CHARGER</b> ISL88731A P36
<b>THERMAL PROTECTION</b> P44	<b>3/5V SYS PWR</b> RT8206 P37
<b>DISCHARGER</b> P42	<b>CPU CORE PWR</b> ISL6266A P39
<b>VGA CORE MAX8792</b> P41	<b>+1.05V</b> UP6111A P38

**CLOCK GENERATOR**  
ICS:  
SELGO: SLG8SP513VTR P2

X'TAL  
14.318MHz

**Penryn 478**  
uFCPGA P3, P4

**Thermal Sensor**  
(G780P81U) P3

**Fan Driver**  
(G991) P25

**DDRIII**  
SO-DIMM 0  
SO-DIMM 1 P16,P17

**NB Cantiga**  
(GM45/ PM45/ GL40)  
P5, P6, P7, P8, P9, P10, P11

**ATI-Park**  
VRAM DDRIII  
512MB P18-P23

**SWITCH CIRCUIT** P25

**HDMI switch (PS8101T)** P25

**CRT** P24

**LVDS** P24

**HDMI** P25

**HDD (SATA) \*** P26

**ODD (SATA)** P26

**Ext USB Port x 2**  
USB 0,2 P27

**Int USB Port x 1**  
USB 6 P27

**Bluetooth**  
USB3 P27

**CCD**  
USB11 P24

**SB ICH9M**  
P12,P13,P14,P15

**PCI-Express**

**PCI-E-4**

**Mini Card WLAN** P27

**Audio CODEC (272)** P28

**EC (WPC781)** P33

**Media Cardreader (AU6437)**  
USB2 P30

**Giga-LAN BCM57780** P30

**Audio Amplifier G1453L** P28

**MIC Jack** P29

**Int. MIC** P29

**Int. Speaker** P29

**SPI ROM** P33

**Touch Pad** P26


**K/B COON.** P33

**Card Reader Connector** P32

**Transformer** P31

**RJ45** P31

## 02



### Default


**From GMCH**




## 5/22 modify




Size	Document Number <b>CLOCK GENERATOR</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 2 of 43



## Thermal Trip




## Processor hot




## CPU 1/2

## CPU Thermal monitor



## XDP PU/PD







GMT	AL000780000	Use 2200p
NS	AL095245000	Use 2200p
WINDBOND	AL83L771K01	Use 2200p




**PROJECT : ZQ5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>CPU Host Bus</b>	1A
Date:	Monday, July 12, 2010	Sheet 3 of 43




Montevina platform : Early Reference Board Schematics Feb 2007. Rev 1.0  
stuff 22U\*34, NC 22U\*2  
stuff 330U\*2, NC330U\*2

		
<b>PROJECT : ZQ5</b> <b>Quanta Computer Inc.</b>		
Size	Document Number	Rev
	<b>CPU Power</b>	1A
Date:	Monday, July 12, 2010	Sheet 4 of 43



GMCH (CANTIGA)

	QCI P/N
Intel Cantiga (G)M	AJSLB940T04
Intel Cantiga (P)M	AJSLB970T06
Intel Cantiga (G)L A1	AJSLGGM0T04



Layout Note:  
WIDE(10):SPACING(20) ,  
L<0.5"

2/3\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"



HOST



PROJECT : ZQ5  
Quanta Computer Inc.


Size	Document Number	Rev
	GMCH HOST	1A
Date:	Monday, July 12, 2010	Sheet 5 of 43




### Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	ITPM Host Interface	0 = ITPM Host Interface is enabled 1 = ITPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

### Strap pin




5/4 modify it for park reversal PCIe x16



NB Thermal trip pin  
No use Thermal trip NB side can  
NC.(NB has ODT)

PM DPRSTP#

The Daisy chain topology should be routed from ICH9M to IMVP, then to (G)MCH and CPU, in that order.



## Impact ICH9M VCCHDA and VCCSUSHDA supply 1.5V/3.3V

NOTE:

If (G)MCH's HD Audio signals are connected to ICH9M for iHDMM, VCCHDA and VCCSUSDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.

If HDMI not support  
HDA --> NC  
VCC\_HDA-->GND  
Differential signal-->

<Checklist ver0.8>  
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.

<Pin out check issue>

Cantiga EDS 0.7 change Ball B12 to TSATN# from TSATN



**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number <b>GMCH DMI</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 6 of 43


IV@

EV@ IV&amp;EV Dis/Enable setting


If LVDS no use,all signal can NC

SP@

07




SP@ TV\_A/B/C  
For IV: 75ohm  
For EV:0ohm





6/14 Modify

REV:B



HSYNC/VSYNC serial R place close to NB

Discrete STUFFED.

CRTIREF pull down  
for IV cantiga 1k ohm/FL<0.5", If PCIE not support  
still connect to +VCC\_PEG

Can support reversal routing.If CFG9=1, PCI Express  
is normal operation. If CFG9=0, then PEG\_TXP0  
becomes PEG\_TXP15, PEG\_TXP1 becomes  
PEG\_TXP14, PEG\_TXP2 becomes PEG\_TXP13, etc.  
similarly for PEG\_RXP[15:0] and PEG\_RXN[15:0]

## IV&amp;EV Dis/Enable setting

&lt;5/31&gt;Montevina\_Schematics\_Checklist\_Rev0\_8

a)For TVOUT Disabled, TV\_DCONSEL[1:0] Connect to GND. But  
design guide Rev0.7 show NC.What is correct.  
b)For CRT DAC Disable, CRT\_DDC\_CLK, CRT\_DDC\_DATA,  
CRT\_HSYNC, CRT\_VSYNCThese signals should be connected to  
GND. But design guide Rev0.7 show NC, Intel suggest follow  
Design guide.

&lt;check list&gt;

For EV@

CRT R/G/B 0ohm to GND CRT R/G/B 150ohm to GND  
CRTIREF 0ohm to GND CRTIREF 1Kohm to GND


&lt;check list&gt;

For IV@




SP@

CRT\_R/G/B  
For IV: 150ohm  
For EV:0ohm



PROJECT : ZQ5  
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH VGA	1A
Date:	Monday, July 12, 2010	Sheet 7 of 43





Power consumption reference to Intel  
644135 Cantiga chipset EDS Volume1.  
Section 10


**GM TDP 10,5~12W**

**GS TDP 7~8W**

**PM TDP 7W**



Intel check list(Rev 0.8)  
No description for VCC\_SM bulk CAP  
Intel CRB(Rev 0.7)  
330U\*1 Reserve near to power  
330U\*1 near to NB

Intel check list(Rev 0.8)  
270U\*1 near to power(+V1.05M).  
270U\*2 near to NB  
Intel CRB(Rev 0.7)  
270U\*3 near to power(+V1.05M).  
270U\*1 near to NB  
ESR=12m ohm



1. Route VCC\_AXG\_SENSE and VSS\_AXG\_SENSE differentially
2. VCC\_AXG\_SENSE PU to +VGFX\_CORE\_INT with 10ohm and VSS\_AXG\_SENSE PD with 10ohm for Intel suggest








Weak integrated PD on the HDA\_SYNC pins

Pjt: BCBAT54CZ04  
Ons: BCBAT54CZ70



HDA SDOUT R R440 \*1K 4 +3V







For EMI  
PCLK\_ICH C579 33p/50V\_4

WLAN

GLAN

4/22 add it  
28 USB0C#6  
28 USB0C#10  
4/26 add it

### South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD									
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0										
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default										
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default										
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable										
GNT0#	Boot BIOS Selection 0	PWROK	<table><tr><th>PCI_GNT#0</th><th>SPI_CS#1</th><th>Boot Location</th></tr><tr><td>0</td><td>1</td><td>SPI</td></tr></table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI				
			PCI_GNT#0	SPI_CS#1	Boot Location								
0	1	SPI											
<table><tr><th>PCI_GNT#0</th><th>SPI_CS#1</th><th>Boot Location</th></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>LPC(Default)</td></tr></table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC(Default)				
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC(Default)											
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table><tr><th>PCI_GNT#0</th><th>SPI_CS#1</th><th>Boot Location</th></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>LPC(Default)</td></tr></table>	PCI_GNT#0	SPI_CS#1	Boot Location	1	0	PCI	1	1	LPC(Default)	
PCI_GNT#0	SPI_CS#1	Boot Location											
1	0	PCI											
1	1	LPC(Default)											

5/11 Swap

5/11 Swap

L<0.5" Avoid routing next to clock/high speed signals.









DDR3 (DDR)

STD H=4.0 MM	QCI P/N
LTK	DGMK4000004
FOX	DGMK4000117


16



# DDR3 (DDR)

STD H=8.0 MM	QCI P/N
LTK	DGMK4000097
FOX	DGMK4000130

17



Place these Caps near So-Dimm1.


5/6 Modfiy

7/05 Modfiy\_del C538.



**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 DIMM-1(H=9.2)	1A
Date:	Monday, July 12, 2010	Sheet 17 of 43



7,26 PEG\_TXP[0..15] PEG\_TXP[0..15]

7,26 PEG\_TXN[0..15] PEG\_TXN[0..15]

7,26 PEG\_RXP[0..15] PEG\_RXP[0..15]

7 PEG\_RXN[0..15] PEG\_RXN[0..15]

Item	Quanta P/N
Park	AJ077400T08
Robson	AJ007740T02




**Quanta Computer Inc.**  
PROJECT : ZQ5


Size	Document Number	Rev
	<b>Madison/Park M2-PCIE I/F</b>	1A
Date:	Monday, July 12, 2010	Sheet 18 of 45




```
1 => +3V_D
2 => +VGPU_CORE
3 => +1V
4 => +1.5V_GPU
5 => +1.8V_GPU
6 => dGPU_PWROK
```










PIN STRAPS(VGA)



ROM Table

Size of the primary memory apertures	CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
32 MB	011

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

23

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	1	
ROMIDCFG(2:0)	GPIO[13:11]	Primary Memory Aperture size requested at PCI Configuration	001	table 3-35
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM(VGA)




Thermal Sensor(VGA)

5/6 modify


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size					
Vendor	Vendor P/N	STN B/S P/N	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix			1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	1	0	0
			1	0	1
Samsung					
	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500 (128M*16)	0	0	1



RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.



Quanta Computer Inc.  
PROJECT : ZQ5




# CHANNEL B: 512MB DDR3 (16\*64M\*4pcs)


24

20 VMB\_DQ[63..0]  
20 VMB\_DM[7..0]  
20 VMB\_RDOQ[7..0]  
20 VMB\_WDQS[7..0]


QSA[7..0]  
QSA# [7..0]




BOT Down











TOP Down



TOP Up



BOT Up




WWW.AliSaler.Com


IV@ --> iGPU only  
EV@ --> dGPU only

iGPL  
only

4/16  
dGPU  
only




CRT




25

## LVDS

iGPU only      5/11 Swap net




**dGPU only**    5/11 Swap net




### Brightness




### Lid Switch (HSR)




## CCD



### LCD\_ON (LCD Power)




## Backlight Control



**PROJECT : ZQ5**  
Quanta Computer Inc.


Size	Document Number <b>CRT/LVDS/CAMERA/LID</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 25 of 43

IV@ --> iGPU only  
EV@ --> dGPU only




SP@SN75DP139

- 1.Pin34 HPDINV for 8101T Stuff R32
- 2.Stuff R24
- 3.R25 change 3.9K (CS23902FB14)



## To Discrete



4/20 Modify

35 HDMI\_HP\_D\_EC#

HDMI HPD\_EC#

HDMI MB HP

+5V0

R550


\*10K\_4

R15 10K\_4


Q28 EV@2N7002D

Q29 2N7002D


HDMI\_HP\_EV 19




## From Discrete




updatefootprint 4/19 ZQ2




# SATA HDD(HDD)




# SATA ODD(ODD)




# LED(UIF)



# FAN(THM)



# TP CONN





**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>HDD/ODD/LED/SW/TP/FAN/MMB</b>	1A
Date:	Monday, July 12, 2010	Sheet 27 of 43

4/21 change footprint andy(ZYD) H=7.0



updatefootprint 4/19 ZQ2




**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number <b>MINI/USB/BT/HOLE</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 28 of 4











LAN POWER



EEPROM




EEPROM Strapping

EEPROM Type	EECLK	EEDATA
24LC02	1	1
Internal	1	0

# TRANSFORMER


4/27 modify it

32




4/21 change Part number  
DB0Z06LAN00 (follow Z08)

## RJ45 Conn



## For EMI



**PROJECT : ZQ5**  
Quanta Computer Inc.


Size	Document Number	Rev
	<b>LAN Transformer and RJ45</b>	1A
Date:	Monday, July 12, 2010	Sheet 32 of 43

# CARD READER Controller

## 2 IN 1 CARD READER (SD/MMC)


33

Clock input selection  
'1' for 48MHz input [Default, Internal PU]  
'0' for 12MHz input




5/10 modify


Main	DFHS11FR011
Second	DFHS11FR033



5/10 change Card Redaer conn  
footpirt sdcard-sdsn09-08-xa-11p-smt






Close to connector






(OTH)





5/21 Modify



5/25 Modify



5/21 Modify




7/08 Add for ME.



7/08 Modify for ESD issue.






SHBM=0: Enable shared memory with host BIOS

SHBM — SHBM\_R — R289 — 10K\_4 — GND

1/13 Confirm by vendor mail :  
Disabled (\*) if using FW device on LPC.  
Enabled (0) if using SPI flash for both system BIOS and EC firmware


## SM BUS PU

Change pull-up resistor (R148 /R154) from 10K to 4.7Kohm



Modify on 4/19


## SPI FLASH



1/13 Confirm by vendor mail :  
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add		
Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


**HWPG**



## SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA Thermal
SM Bus 4	

## POWER-ON Switch



## POWER-ON PAD(UIF)



### POWER-Smart Key(UIF)

DEL it 5/5



## INTERNAL KEYBOARD STRIP SET



**PROJECT : ZQ5**  
Quanta Computer Inc.


Size	Document Number <b>WPCE81 &amp; FLASH</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 35 of 43





**PROJECT : ZQ5**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>SYSTEM 5V/3V (RT8206)</b>	<b>1A</b>
Date:	Monday, July 12, 2010	Sheet 37 of 43




**PROJECT : ZQ5**  
Quanta Computer Inc.


Size	Document Number <b>+1.05V (UP6111A)</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 38 of 43









	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



# PROJECT : ZQ5




## Quanta Computer Inc.

Size	Document Number	Rev
	GPU CORE(MAX8792)	1A
Date:	Monday, July 12, 2010	Sheet 41 of 43



**PROJECT : ZQ5**  
Quanta Computer Inc.


Size	Document Number <b>VCCP 1.8V(UP6111A)</b>	Rev 1A
Date:	Monday, July 12, 2010	Sheet 42 of 43



**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>GPU_POWER</b>	1A
Date:	Monday, July 12, 2010	Sheet 43 of 43





**PROJECT : ZQ5**  
Quanta Computer Inc.

Size	Document Number	Rev
	<b>Thermal Protection</b>	1A
Date:	Monday, July 12, 2010	Sheet 44 of 43

[illegible]